Roll No

EE/EX-403-CBGS

B.Tech., IV Semester

Examination, June 2020

Choice Based Grading System (CBGS) Digital Electronics and Logic Design (DELD)

Time : Three Hours

Maximum Marks : 70

Note: i) Attempt any five questions.

ii) All questions carry equal marks.

iii)In case of any doubt or dispute the English version question should be treated as final.

- a) Minimize the following function using K-map and realize using logic gates: 7
 F (A, B, C, D) = Σm (1, 5, 7, 13, 15) + d (0, 6, 12, 14)
 K-map logic
 F (A, B, C, D) = Σm (1, 5, 7, 13, 15) + d (0, 6, 12, 14)
 b) State and prove De-Morgan's theorem. Also prove the
 - following rules of Boolean algebra: 7
 - i) A+A'B = A+B
 - ii) (A + B) (A + C) = A + BC

EE/EX-403-CBGS

PTO

Download all NOTES and PAPERS at StudentSuvidha.com

De-Morgan's theorem

- A+A'B = A + Bi)
- ii) (A + B) (A + C) = A + BC
- 2. a) Do the following conversions:
 - $(101110.0101)_{2} \rightarrow ()_{8}$ i)
 - ii) $(432A)_{16} \rightarrow ()_2$
 - iii) $(428.10)_{10} \rightarrow ()_2$
 - Using K-map convert the following standard POS b) expression into a minimum POS expression, standard SOP expression and minimum SOP expression. 7

K-map POS POS SOP A{^ì¶{³V '| n[ad{\@V H\$a| :

SOP

7

- (A'+B+C+D)(A+B'+C+D)(A+B+C+D')(A+B+C'+D')(A'+B+C+D)(A+B+C'+D).
- How we you implement full-adder using half-adder? 3. a) Explain the circuit diagram. 7 lf-adder

full-adder

b) Implement the following expression using 8 to 1 multiplexer: 7

F (A, B, C, D) = Σ m (0, 3, 4, 7, 8, 9, 13, 14) 8 to 1

 $F(A, B, C, D) = \Sigma m (0, 3, 4, 7, 8, 9, 13, 14)$

EE/EX-403-CBGS

Contd...

Download all NOTES and PAPERS at StudentSuvidha.com

Look ahead carry generator What is race around condition? Explain with the help of timing diagram. How is it removed in basic flip-flop circuit? Race around condition (Timing diagram) ? i Design sequence generator using J-K Flip-Flop for the following sequence: $1 \rightarrow 3 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 1.$ sequence **GO** sequence generator $1 \rightarrow 3 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 1.$ b) Explain the difference between asynchronous and synchronous counter. How lockout condition in counter is avoided?

Kolain with neat diagram working of serial- in serial-out 6. a) 4-bit shift register. Draw necessary timing diagram. 7 serial- in serial-out 4-bit shift register

Draw and explain : b)

Johnson Counter i)

lockout condition

ii) BCD Counter

EE/EX-403-CBGS

4. a)

5. a)

b)

7

7

7

7

7

Download all NOTES and PAPERS at StudentSuvidha.com

Draw and explain the look ahead carry generator.

- 7. a) Draw the basic structure of CPLD. Explain its features in brief.7
 - b) Explain analog to digital conversion using successive approximation.7Successive approximation

14

- 8. Write short notes on (any two):
 - a) PAL
 - b) Master-slave FF
 - c) ROM
 - d) Applications of sequential circuits
 - A) PAL
 ~) Master-shave FF
 G) ROM
 X) Sequential Circuits

EE/EX-403-CBGS

Download all NOTES and PAPERS at StudentSuvidha.com